



# AT3 RF Transceiver Chipset

## FEATURES


- 2.4GHz worldwide ISM band
- SensRcore™ development platform
- Ultra low power operation
- Simple sync/async serial interface
- Broadcast, Acknowledged, or Burst data transmissions
- 8 byte data payload per message
- Minimum message rate per ANT channel 0.5Hz
- ANT channel combined message rate up to 180Hz
- Burst transfer rate up to 20Kbps (true data throughput)
- 1 Mbps RF data rate
- Up to 1/4/8 ANT channels
- 125 selectable RF channels
- Up to 3 public, managed and/or private networks
- 2.0V to 3.6V supply voltage range
- -40°C to +85°C operating temperature
- RoHS compliant



## FAMILY MEMBERS

ANT11TR13: 8 ANT channels  
 ANT11TS53: 4 ANT channels; SensRcore™  
 ANT11TS63: 1 ANT channel; SensRcore™

## ANT NETWORK CONFIGURATIONS



D000001134 Rev 1.4

## Table of Contents

<b>TABLE OF CONTENTS .....</b>	<b>2</b>
<b>NOTICES AND RESTRICTED USE INFORMATION .....</b>	<b>3</b>
<b>ANT OVERVIEW .....</b>	<b>4</b>
<b>1 AT3 CHIPSET .....</b>	<b>5</b>
1.1 THE ANT MCU .....	5
1.1.1 <i>SensRcore™ Platform</i> .....	5
1.1.2 <i>Pin-out</i> .....	5
1.1.3 <i>Asynchronous Baud Rate</i> .....	7
1.1.4 <i>Crystal for clock system</i> .....	7
1.2 THE RADIO CHIP .....	8
<b>2 ELECTRICAL SPECIFICATIONS .....</b>	<b>9</b>
2.1 CURRENT CALCULATION EXAMPLES .....	11
2.2 A/D SPECIFICATIONS .....	12
<b>3 SCHEMATICS .....</b>	<b>14</b>
3.1 ANT BASEBAND PROCESSOR SCHEMATIC .....	14
3.2 INTERFACE EXAMPLES .....	15
3.2.1 <i>Async Mode</i> .....	15
3.2.2 <i>Byte Sync Mode</i> .....	16
3.2.3 <i>Bit Sync Mode</i> .....	17

## Notices and Restricted Use Information

### Restricted use of ANT RF Chipsets

Operation of the RF chipsets in the development of future devices is deemed within the discretion of the user and the user shall have all responsibility for any compliance with any FCC regulation or other authority governing radio emission of such development or use. All products developed by the user must be approved by the FCC or other authority governing radio emission prior to marketing or sale of such products and user bears all responsibility for obtaining the authority's prior approval, or approval as needed from any other authority governing radio emission. Dynastream makes no representation with respect to the adequacy of the RF chipsets in developing low-power wireless data communications applications or systems. The RF Chipsets operate on shared radio channels. Any Products using ANT RF technology must be designed so that a loss of communications due to radio interference or otherwise will not endanger either people or property, and will not cause the loss of valuable data. Dynastream assumes no liability for the performance of products which are designed or created using the RF chipsets.

The Dynastream Innovations Inc. ANT Products described by the information in this following document are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Dynastream product could create a situation where personal injury or death may occur. If you use the Products for such unintended and unauthorized applications, you do so at your own risk and you shall indemnify and hold Dynastream and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Dynastream was negligent regarding the design or manufacture of the Product.

The information disclosed herein is the exclusive property of Dynastream Innovations Inc. and is not to be reproduced and/or distributed without the written consent of Dynastream Innovations Inc. No part of this publication may be reproduced or transmitted in any form or by any means including electronic storage, reproduction, execution or transmission without the prior written consent of Dynastream Innovations Inc. The recipient of this document by its retention and use agrees to respect the security status of the information contained herein.


The information contained in this document is subject to change without notice and should not be construed as a commitment by Dynastream Innovations Inc. unless such commitment is expressly given in a covering document

©2009 Dynastream Innovations Inc. All Rights Reserved. ANT is a registered trade mark of Dynastream Innovations Inc.

## ANT™ Overview

ANT™ is a practical wireless sensor network protocol running on 2.4 GHz ISM band. Designed for ultra low power, ease of use, efficiency and scalability, ANT easily handles peer-to-peer, star, tree and practical mesh topologies. ANT provides reliable data communications, flexible and adaptive network operation and cross-talk immunity. ANT's protocol stack is extremely compact, requiring minimal microcontroller resources and considerably reducing system costs.

ANT provides carefree handling of the Physical, Network, and Transport OSI layers. In addition, it incorporates key low-level security features that form the foundation for user-defined, sophisticated, network-security implementations. ANT ensures adequate user control while considerably lightening computational burden in providing a simple yet effective wireless networking solution.



ANT supports public, managed and private network architectures with  $2^{32}$  uniquely addressable devices possible, ensuring that each device can be uniquely identified from each other in the same network.

ANT is proven with an installed base of over two million nodes in ultra low power sensor network applications in sport, fitness, home and industrial automation. The ANT solutions are available in chips, chipsets and modules to suit a wide variety of application needs.

A complete description of the ANT message protocol is found in the ANT Message Protocol and Usage document. The serial interface details are provided in the Interfacing with ANT General Purpose Chipsets and Modules document.

## 1 AT3 Chipset

AT3 (ANT11Tx3) chipsets are part of the General Purpose ANT Chipset family. Each chipset comprises an MSP430f2252, the ultra low power microcontroller (MCU) from Texas Instrument, and an nRF24L01 or nRF24L01+, the ultra low power radio chip from Nordic Semiconductor. SensRcore™, an easy-to-use design platform to build wireless sensors, is equipped in most of AT3 chipsets.

AT3 family of chipsets provides a comprehensive solution to the requirements of building a wireless sensor network consisting of nodes from simple sensors to complex hubs or control nodes. Common pin-outs enable easy network development, upgrade, migration and maintenance.

AT3 chipset family has four standard parts:

AT3 Chipset	ANT MCU	Pkg	Radio Chip	Pkg	Description
ANT11TR13	ANTFTR2282	QFN40 6x6mm	nRF24L01 or nRF24L01+	QFN20 4x4mm	8 ANT channels
ANT11TS53	ANTFTS2242	QFN40 6x6mm	nRF24L01 or nRF24L01+	QFN20 4x4mm	4 ANT channels, SensRcore with 6 data channels
ANT11TS63	ANTFTS2212	QFN40 6x6mm	nRF24L01 or nRF24L01+	QFN20 4x4mm	1 ANT channel, SensRcore with 4 data channels

### 1.1 The ANT MCU

The ANT MCU is an MSP430f2252 embedded with the ANT protocol. It provides the analog and digital inputs and outputs, serial interface to the Host MCU and SensRcore wireless sensor platform.

The serial interface to a host application can be either synchronous or asynchronous. Status and data messages are transferred bi-directionally to create and maintain communication channels, transmit data to and receive data from peripheral sensors and devices. Please refer to ANT Message Protocol and Usage document for details.

#### 1.1.1 SensRcore™ Platform

SensRcore is a wireless sensor development platform that is equipped with most AT3 chipsets. When using SensRcore to develop a wireless sensor, both analog and digital sensors can be directly connected to the ANT MCU. The normally required firmware development is replaced by writing a simple SensRcore script. An application host MCU could be eliminated from the system design. The result is a reduced component cost, size, power and the shortened development cycle of the target sensor device.

When AT3 chipsets are operated in SensRcore mode, the channel configuration parameters are stored in non-volatile memory and are enabled upon power-up. When I/O pins are configured as digital inputs or outputs, the electrical requirements are the same as all other signaling pins. When I/O pins are configured as analog inputs, different signal ranges can be selected with different reference voltages. The reference voltages available are  $V_{CC}$ , 2.5V, and 1.5V. Signals that exceed the specified reference level will be read by the A/D as a maximum value. Signal levels should not exceed  $V_{CC}$ . Each AIOx pin can be used as an analog input or a digital I/O pin; each IOx pin can be used only as a digital I/O pin. I/O pins that are not being used in a specific SensRcore mode configuration should be left configured as digital inputs, which is the default setting.

ANT SensRcore scripts consist of ANT messages and commands. Please refer to "ANT Message Protocol and Usage" and "SensRcore Messaging and Usage". The script can be generated by using the software tool *SensRware*. There are 200 bytes available in the non volatile memory for SensRcore script.

When developing products, it is recommended to properly leave the access to the ANT MCU serial interface so that SensRcore script can be loaded. Service is provided for volume SensRcore script programming.

#### 1.1.2 Pin-out

The pin-out table for the ANT MCU is specified below. Please refer to the MSP430f2252/4 datasheet for any specific pin requirements.

Pin #	Pin Name	Pin Function	Description
1	DV <sub>SS</sub>		Digital ground reference
2	XOUT	Output	32.768kHz crystal output
3	XIN	Input	32.768kHz crystal input
4	DV <sub>SS</sub>		Digital ground reference
5	$\overline{\text{RST}}$	Input	Active low reset pin
6	$\overline{\text{SUSPEND}}$ /SRDY/AIO0	Input	Async -> Suspend control Sync -> Serial port ready SensRcore Mode -> Analog/Digital input output
7	SLEEP/MRDY/AIO1	Input	Async -> Sleep mode enable Sync -> Message ready indication SensRcore Mode -> Analog/Digital input output
8	TIE_GND1	Input	
9	BR2 / SCLK / DevSel2	Input / Output	Async -> Baud rate selection Sync -> Clock output signal SensRcore Mode -> Configuration selection
10	RF_MOSI	Output	Data output
11	RF_MISO	Input	Data input
12	RF_SCK	Input	SPI clock
13	AV <sub>SS</sub>		Analog ground reference
14	AV <sub>CC</sub>		Analog supply voltage
15	IO5	Input	SensRcore Mode -> Digital input output
16	PORTSEL	Input	Asynchronous or Synchronous port select SensRcore Mode -> Demo script or user scripts
17	IO7	Input	SensRcore Mode -> Digital input output
18	TIE_GND2	Input	
19	LED	Output	
20	TIE_GND3	Input	
21	TIE_GND5	Input	
22	TIE_GND4	Input	
23	TXD0/SOUT/IO6	Output	Async -> Transmit data signal Sync -> Data output SensRcore Mode -> Digital input output
24	RXD0/SIN/AIO2	Input	Async -> Receive data signal Sync -> Data input SensRcore Mode -> Analog/Digital output
25	BR1/SFLOW/DevSel1	Input	Async -> Baud rate selection Sync -> Bit or Byte flow control select
26	BR3/DevSel3	Input	Async -> Baud rate selection Sync -> Configuration selection
27	AIO3/VRef-/VeRef	Input/Output	SensRcore Mode -> Analog/Digital output; Negative reference voltage input/output

Pin #	Pin Name	Pin Function	Description
28	AIO4/VRef+/VeRef+	Input/Output	SensRcore Mode -> Analog/Digital Output; Positive reference voltage input/output
29	RTS/SEN/IOSEL	Output	Async -> Request to send Sync -> Serial enable signal SensRcore Mode -> IOSEL tie low
30	TIE_GND6	Input	
31	RF_IRQ	Input	Maskable interrupt pin
32	RF_CE	Output	Radio chip enable
33	RF_CSN	Output	SPI chip select
34	TIE_GND7	Input	
35	TIE_GND8	Input	
36	TIE_GND9	Input	
37	TIE_GND10	Input	
38	DV <sub>CC</sub>		Digital supply voltage
39	DV <sub>CC</sub>		Digital supply voltage
40	TIE_GND11	Input	

### 1.1.3 Asynchronous Baud Rate

The baud rate of the asynchronous communication is controlled by the speed select signals BR1, BR2 and BR3. The table below shows the relationship between the states of the speed select signals and the corresponding baud rates.

BR3	BR2	BR1	Baud Rate
0	0	0	4800
0	1	0	19200
0	0	1	38400
0	1	1	50000
1	0	0	1200
1	1	0	2400
1	0	1	9600
1	1	1	57600

### 1.1.4 Crystal for clock system

ANT operation requires the 32.768kHz crystal for the MCU clock system meeting the following specification.

<b>Delta F Tolerance</b>	+/- 20ppm @25°C (+/-50ppm Max)
<b>Cl Load Capacitance</b>	11pF (Includes Bond and package capacitance but not PCB capacitance)

## 1.2 The Radio Chip

The radio chip of AT3 chipset is the nRF24L01 or nRF24L01+ transceiver chip from Nordic Semiconductor. The pin-out of the radio is listed in the Table below. Please refer to the nRF24L01 or nRF24L01+ datasheet for any specific pin requirements.

Pin #	Pin Name	Pin Function	Description
1	RF_CE	Input	Radio chip enable
2	RF_CSN	Input	SPI chip select
3	RF_SCK	Input	SPI clock
4	RF_MOSI	Input	SPI slave data input
5	RF_MISO	Output	SPI slave data output
6	RF_IRQ	Output	Maskable interrupt pin
7	V <sub>CC</sub>	Power	Power supply
8	V <sub>SS</sub>	Power	Ground
9	XC2	Analog Output	Crystal pin2
10	XC1	Analog Input	Crystal pin 1
11	V <sub>CC</sub> _PA	Power	Power supply to power amplifier
12	ANT1	RF	Antenna interface 1
13	ANT2	RF	Antenna interface 2
14	V <sub>SS</sub>	Power	Ground
15	V <sub>CC</sub>	Power	Power supply
16	I <sub>REF</sub>	Analog Input	Reference current
17	V <sub>SS</sub>	Power	Ground
18	V <sub>CC</sub>	Power	Power supply
19	DV <sub>CC</sub>	Power Output	Positive digital supply for de-coupling
20	V <sub>SS</sub>	Power	Ground



## 2 Electrical Specifications

**NOTE:** Please refer to the latest version of MSP430f2252/4 datasheet from Texas Instrument.

**NOTE:** Please refer to the latest version of the nRF24L01 or nRF24L01+ datasheet from Nordic Semiconductor.

Absolute Maximum Ratings	
Voltage applied at $V_{CC}$ to $V_{SS}$	-0.3V to +3.6V
Input voltage at any pin	-0.3V to $V_{CC} + 0.3V$
Diode current at any pin	$\pm 2mA$
Operating temperature	-40°C to +85°C
Storage temperature	-40°C to +105°C

**Note:** Stress exceeding one or more of the absolute maximum ratings may cause permanent damage to the chipsets.

Conditions:  $V_{CC} = +2.0V$ ,  $V_{SS} = 0V$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$

Symbol	Parameter (condition)	Notes	Min	Typ	Max	Units
<b>Operating conditions</b>						
$V_{CC}$	Supply voltage		2.2		3.6	V
TEMP	Operating temperature		-40		+85	°C
<b>Digital input pin</b>						
$V_{IH}$	HIGH level input voltage		1.9		$V_{CC}$	V
$V_{IL}$	LOW level input voltage		$V_{SS}$			V
<b>Digital output pin</b>						
$V_{OH}$	HIGH level output voltage ( $I_{OH} = -0.5mA$ )		$V_{CC} - 0.25$		$V_{CC}$	V
$V_{OL}$	LOW level output voltage ( $I_{OL} = 0.5mA$ )		$V_{SS}$		0.25	V
<b>Analog input pin</b>						
$V_{Analog}$	Input voltage range	4)	$V_{SS}$		$V_{CC}$	V
$F_{Sample}$	Sample rate	5)	0.002		500	Sample/s
<b>Counter input pin</b>						
$F_{Counter}$	Input frequency				1000	Hz
<b>Synchronous serial timing</b>						
SCLK freq.	Synchronous clock frequency (byte mode)		285	300	315	kHz
$t_{ReadValid}$	Data is valid on read before low-to-high transition on the clock (byte mode)		0.5			$\mu s$
$t_{WriteValid}$	Data must be valid on write within this time after a high-to-low transition on the clock (byte mode)				2	$\mu s$
$t_{SRDY\_MinLow}$	Minimum $\overline{SRDY}$ low time		2.5			$\mu s$
$t_{Reset}$	Synchronous Reset. $\overline{SRDY}$ falling edge to $\overline{MRDY}$ falling edge		250			$\mu s$

Symbol	Parameter (condition)	Notes	Min	Typ	Max	Units
<b>General RF conditions</b>						
$f_{OP}$	Operating frequency	1)	2400		2524	MHz
$F_{CHANNEL}$	Channel spacing			1		MHz
$\Delta f$	Frequency deviation			$\pm 156$		kHz
<b>Current consumption</b>						
$I_{Idle}$	No active channels – no communications			1.1		$\mu A$
$I_{Suspend}$	Asynchronous suspend activated			1.1		$\mu A$
$I_{Base}$	Base active current			2.6		$\mu A$
$I_{sample}$	Average current/analog sample			0.5		$\mu A$
$I_{SC\_RF}$	Average current/ ANT message in sensRcore mode			13		$\mu A$
$I_{Msg\_Rx\_ByteSync}$	Average current / Rx message in byte sync mode			10.5		$\mu A$
$I_{Msg\_Rx\_BitSync}$	Average current / Rx message in bit sync mode			13.1		$\mu A$
$I_{Msg\_Rx\_57600}$	Average current / Rx message in Async mode at 57600 baud			9.1		$\mu A$
$I_{Msg\_Rx\_19200}$	Average current / Rx message in Async mode at 19200 baud			10.4		$\mu A$
$I_{Msg\_Rx\_4800}$	Average RF current / Rx message in Async mode at 4800 baud			8.5		$\mu A$
$I_{Msg\_Tx\_ByteSync}$	Average current / Tx-only message in byte sync mode			6.4		$\mu A$
$I_{Msg\_Tx\_BitSync}$	Average current / Tx-only message in bit sync mode			10.8		$\mu A$
$I_{Msg\_Tx\_57600}$	Average current / Tx-only message in Async mode at 57600 baud			5.7		$\mu A$
$I_{Msg\_Tx\_19200}$	Average current / Tx-only message in Async mode at 19200 baud			7.5		$\mu A$
$I_{Msg\_Tx\_4800}$	Average current / Tx-only message in Async mode at 4800 baud			4.4		$\mu A$
$I_{Msg\_TR\_ByteSync}$	Average current / Tx message in byte sync mode			14.1		$\mu A$
$I_{Msg\_TR\_BitSync}$	Average current / Tx message in bit sync mode			18.4		$\mu A$
$I_{Msg\_TR\_57600}$	Average current / Tx message in Async mode at 57600 baud			13.5		$\mu A$
$I_{Msg\_TR\_19200}$	Average current / Tx message in Async mode at 19200 baud			15.0		$\mu A$
$I_{Msg\_TR\_4800}$	Average current / Tx message in Async mode at 4800 baud			11.7		$\mu A$
$I_{Msg\_Ack\_ByteSync}$	Average current / Acknowledged message in byte sync mode			19.6		$\mu A$
$I_{Msg\_Ack\_BitSync}$	Average current / Acknowledged message in bit sync mode			23.4		$\mu A$
$I_{Msg\_Ack\_57600}$	Average current / Acknowledged message in Async mode at 57600 baud			18.7		$\mu A$
$I_{Msg\_Ack\_19200}$	Average current / Acknowledged message in Async mode at 19200 baud			19.9		$\mu A$
$I_{Msg\_Ack\_4800}$	Average current / Acknowledged message in Async mode at 4800 baud			17.2		$\mu A$

Symbol	Parameter (condition)	Notes	Min	Typ	Max	Units
$I_{Peak}$	Peak Current consumption			19		mA
$I_{PeakTx}$	Peak Current – Tx-only @ 0dBm			13		mA
$I_{Ave}$	Broadcast Tx-only @ 0.5Hz in byte sync mode			5.8		μA
$I_{Ave}$	Broadcast Tx-only @ 2Hz in byte sync mode			15.4		μA
$I_{Ave}$	Broadcast Rx @ 0.5Hz in byte sync mode			7.8		μA
$I_{Ave}$	Acknowledged @ 0.5Hz in byte sync mode			12.4		μA
$I_{Ave}$	Burst continuous @ 14Kbps in byte sync mode			2.24		mA
$I_{Ave}$	Burst continuous @ 20Kbps in byte sync mode			3.21		mA
$I_{Ave}$	Burst continuous @ 10Kbps in bit sync mode			3.22		mA
$I_{Ave}$	Burst continuous @ 14Kbps in Async mode at 57 600 baud			2.37		mA
$I_{Ave}$	Burst continuous @ 20Kbps in Async mode at 57 600 baud			3.31		mA
<b>Transmitter operation</b>						
$P_{RF}$	Maximum output power	2)		0	4	dBm
$\Delta P$	Output power variation	3)			±4	dBm
$P_{BW}$	20dB bandwidth for modulated carrier				1000	kHz
$P_{RF2}$	2 <sup>nd</sup> adjacent channel transmit power 2MHz				-20	dBm
$P_{RF3}$	3 <sup>rd</sup> adjacent channel transmit power 3MHz				-40	dBm
$I_{VCC}$	Supply peak current @ 0dBm output power			11.3		mA
$I_{VCC}$	Supply peak current @ -20dBm output power			7		mA
<b>Receiver operation</b>						
$I_{VCC}$	Supply peak current receive mode			12		mA
$RX_{SENS}$	Sensitivity at 0.1%BER (@1000kbps)			-85		dBm
$C/I_{CO}$	C/I co-channel			9		dB
$C/I_{1ST}$	1 <sup>st</sup> adjacent channel selectivity C/I 1MHz			8		dB
$C/I_{2ND}$	2 <sup>nd</sup> adjacent channel selectivity C/I 2MHz			-22		dB
$C/I_{3RD}$	3 <sup>rd</sup> adjacent channel selectivity C/I 3MHz			-30		dB

1) Usable band is determined by local regulations.

2) Maximum output power with 0dBm output power setting.

3) Variation from 2402MHz to 2479MHz.

4) Voltages exceeding the reference can be used but provide no information.

5) Max refers to total number of samples available to be distributed over the number of A/D sources currently active.

## 2.1 Current Calculation Examples

1.Master channel with Broadcast data at 4Hz with a bit synchronous serial interface.

$$\begin{aligned}
 I_{ave} &= (I_{Msg\_Tx\_BitSync} * Message\_Rate) + I_{Base} \\
 &= (18.4 \mu A/message * 4 messages) + 2.6 \mu A \\
 &= 76.2 \mu A
 \end{aligned}$$

2.Receive channel with Acknowledged data at 2Hz with an asynchronous serial interface at 57 600 baud.

$$\begin{aligned}
 I_{ave} &= (I_{Msg\_Ack\_57600} * Message\_Rate) + I_{Base} \\
 &= (18.7\mu A/message * 2 \text{ messages}) + 2.6\mu A \\
 &= 40.0\mu A
 \end{aligned}$$

3. Transmit channel with Acknowledged data at 2Hz with an asynchronous serial interface at 57 600 baud.

$$\begin{aligned}
 I_{ave} &= (I_{Msg\_Ack\_57600} * Message\_Rate) + I_{Base} \\
 &= (18.7 \mu A/message * 2 \text{ messages}) + 2.6\mu A \\
 &= 40.0\mu A
 \end{aligned}$$

4. SensRcore device using an ANT message rate of 4Hz and sampling an A/D input at 16 Hz.

$$\begin{aligned}
 I_{ave} &= (I_{SC\_RF} * Message\_Rate) + (I_{Sample} * Sample\_Rate) + I_{Base} \\
 &= (13\mu A/message * 4 \text{ messages}) + (0.5\mu A/sample * 16 \text{ samples}) + 2.6\mu A \\
 &= 62.6\mu A
 \end{aligned}$$

## 2.2 A/D Specifications

Note: The Tables in Section 2.2 are obtained from Texas Instruments' datasheet.

### 10-bit ADC, power supply and input range conditions (see Note 1)

PARAMETER	TEST CONDITIONS	T <sub>A</sub>	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
V <sub>CC</sub>	Analog supply voltage range	V <sub>SS</sub> = 0 V		2.2		3.6	V
V <sub>Ax</sub>	Analog input voltage range (see Note 2)	All Ax terminals. Analog inputs selected in ADC10AE register		0		V <sub>CC</sub>	V
I <sub>ADC10</sub>	ADC10 supply current (see Note 3)	f <sub>ADC10CLK</sub> = 5.0 MHz ADC10ON = 1, REFON = 0, ADC10SHT0 = 1, ADC10SHT1 = 0, ADC10DIV = 0	I: -40–85°C T: -40–105°C	2.2 V	0.52	1.05	mA
				3 V	0.6	1.2	

### 10-bit ADC, built-in voltage reference

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
V <sub>CC,REF+</sub>	I <sub>VREF+</sub> ≤ 1 mA, REF2_5V = 0		2.2			V
	I <sub>VREF+</sub> ≤ 0.5 mA, REF2_5V = 1		2.8			
	I <sub>VREF+</sub> ≤ 1 mA, REF2_5V = 1		2.9			
V <sub>REF+</sub>	I <sub>VREF+</sub> ≤ I <sub>VREF+</sub> max, REF2_5V = 0	2.2 V/3 V	1.41	1.5	1.59	V
	I <sub>VREF+</sub> ≤ I <sub>VREF+</sub> max, REF2_5V = 1	3 V	2.35	2.5	2.65	

**10-bit ADC, linearity parameters**

PARAMETER		TEST CONDITIONS	VCC	MIN	TYP	MAX	UNIT
$E_I$	Integral linearity error		2.2 V/3 V			$\pm 1$	LSB
$E_D$	Differential linearity error		2.2 V/3 V			$\pm 1$	LSB
$E_O$	Offset error	Source impedance $R_S < 100 \Omega$	2.2 V/3 V			$\pm 1$	LSB
$E_G$	Gain error	SREFx = 010, unbuffered external reference, $V_{eREF+} = 1.5 \text{ V}$	2.2 V		$\pm 1.1$	$\pm 2$	LSB
		SREFx = 010, unbuffered external reference, $V_{eREF+} = 2.5 \text{ V}$	3 V		$\pm 1.1$	$\pm 2$	
		SREFx = 011, buffered external reference (see Note 1), $V_{eREF+} = 1.5 \text{ V}$	2.2 V		$\pm 1.1$	$\pm 4$	
		SREFx = 011, buffered external reference (see Note 1), $V_{eREF+} = 2.5 \text{ V}$	3 V		$\pm 1.1$	$\pm 3$	
$E_T$	Total unadjusted error	SREFx = 010, unbuffered external reference, $V_{eREF+} = 1.5 \text{ V}$	2.2 V		$\pm 2$	$\pm 5$	LSB
		SREFx = 010, unbuffered external reference, $V_{eREF+} = 2.5 \text{ V}$	3 V		$\pm 2$	$\pm 5$	
		SREFx = 011, buffered external reference (see Note 1), $V_{eREF+} = 1.5 \text{ V}$	2.2 V		$\pm 2$	$\pm 7$	
		SREFx = 011, buffered external reference (see Note 1), $V_{eREF+} = 2.5 \text{ V}$	3 V		$\pm 2$	$\pm 6$	

NOTES: 1. The reference buffer offset adds to the gain and total unadjusted error.


**10-bit ADC, external reference (see Note 1)**

PARAMETER		TEST CONDITIONS	VCC	MIN	TYP	MAX	UNIT
$V_{eREF+}$	Positive external reference input voltage range (see Note 2)	$V_{eREF+} > V_{eREF-}$ , SREF1 = 1, SREF0 = 0		1.4		$V_{CC}$	V
		$V_{eREF-} \leq V_{eREF+} \leq V_{CC} - 0.15 \text{ V}$ , SREF1 = 1, SREF0 = 1 (see Note 3)		1.4		3.0	
$V_{eREF-}$	Negative external reference input voltage range (see Note 4)	$V_{eREF+} > V_{eREF-}$		0		1.2	V
$\Delta V_{eREF}$	Differential external reference input voltage range $\Delta V_{eREF} = V_{eREF+} - V_{eREF-}$	$V_{eREF+} > V_{eREF-}$ (see Note 5)		1.4		$V_{CC}$	V
$I_{VeREF+}$	Static input current into $V_{eREF+}$	$0 \text{ V} \leq V_{eREF+} \leq V_{CC}$ , SREF1 = 1, SREF0 = 0	2.2 V/3 V			$\pm 1$	$\mu\text{A}$
		$0 \text{ V} \leq V_{eREF+} \leq V_{CC} - 0.15 \text{ V} \leq 3 \text{ V}$ , SREF1 = 1, SREF0 = 1 (see Note 3)				0	
$I_{VeREF-}$	Static input current into $V_{eREF-}$	$0 \text{ V} \leq V_{eREF-} \leq V_{CC}$	2.2 V/3 V			$\pm 1$	$\mu\text{A}$

- NOTES: 1. The external reference is used during conversion to charge and discharge the capacitance array. The input capacitance,  $C_I$ , is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 10-bit accuracy.
2. The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced accuracy requirements.
3. Under this condition, the external reference is internally buffered. The reference buffer is active and requires the reference buffer supply current  $I_{REFB}$ . The current consumption can be limited to the sample and conversion period with  $REBURST = 1$ .
4. The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced accuracy requirements.
5. The accuracy limits the minimum external differential reference voltage. Lower differential reference voltage levels may be applied with reduced accuracy requirements.


### 3 Schematics

#### 3.1 ANT Baseband Processor Schematic



## 3.2 Interface Examples


### 3.2.1 Async Mode



#### Notes:

- The ANT chipset's RXD and TXD connected directly to hardware USART of microcontroller.
- The illustrated switches on the baud rate selection pins (BR1, BR2, and BR3) are for ease of use only. The Baud rate selection pins may be connected directly to the logic level of interest.
- R2 allows optional control of the ANT chipset's RESET signal by a microcontroller I/O pin.

### 3.2.2 Byte Sync Mode




Notes:

- The ANT chipset's SOUT and SIN connected directly to hardware USART of microcontroller.
- SCLK and SEN need to be on interrupt-capable I/O pins on the microcontroller.
- R3 allows optional control of the ANT chipset's  $\overline{\text{RESET}}$  signal by a microcontroller I/O pin.



### 3.2.3 Bit Sync Mode



#### Notes:

- All interface signals are connected directly to I/O pins on the microcontroller.
- SCLK and SEN need to be on interrupt-capable I/O pins on the microcontroller.
- R3 allows optional control of the ANT chipset's RESET signal by a microcontroller I/O pin.